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The telecommunications, wireless communications, multi-
media, and consumer electronics industries are witnessing
a rapid evolution toward integrating complete systems on a
single chip. Single-chip systems will increasingly have both
a hardware component as well as a software component,
where the hardware component is of heterogeneous nature
and may include a combination of ASIC, ASIP, digital sig-
nal processors, reconfigurable processors, FPGAs, and gen-
eral processors. The architecture of digital signal proces-
sors has taken many new directions including VLIW, su-
perscalar, SIMD, and more. The choice of the architecture
styles and the hardware/software combination are deter-
mined by tradeoﬀs among costs, performance, power, time
to market, and flexibility. Furthermore, the boundary be-
tween hardware and software has been blurred, while sys-
tem design is characterized by ever-increasing complexity
that has to be implemented within reduced time and re-
sulting in minimum costs. Therefore computer-aided de-
sign tools that facilitate easy design process are of essential
importance.
The first paper proposes a lightweight floating point
arithmetic, a family of customizable floating-point data
formats, which bridges the design gap between software
and hardware. The eﬀectiveness of the proposed scheme
is demonstrated using the inverse discrete cosine trans-
form in the context of video coding. Such flexible data for-
mat will find applications beyond multimedia in areas such
as wireless communication where a wide range of preci-
sion/power/speed/area tradeoﬀs can be made.
The second paper considers negative cycle detection in
a weighted directed graph in the context of high-level syn-
thesis for DSP systems. The paper introduces the concept of
adaptive negative cycle detection and demonstrates the ap-
plication of the technique for problems such as performance
analysis and design space exploration in DSP applications.
The third paper introduces a design environment
FRIDGE, which supports transformation of signal process-
ing algorithms coded in floating-point to a fixed-point rep-
resentation. FRIDGE also provides a direct link to DSP im-
plementation by processor specific C-code generation.
The fourth paper presents a technique useful for eﬃcient
DSP processor compiler design, which reduces the CPU idle
time due to the long memory access latency. The technique
explores the instruction level parallelism among instructions
of typical DSP applications.
The next three papers deal with ASIC design of various
important components such as CORDIC algorithm, FIR fil-
ter, and multiplication in GF(2n). CORDIC algorithm has
important applications in Hartley transform, FFT, and DCT.
The fifth paper introduces a novel CORDIC algorithm and
a novel architecture resulting in the least delay. The sixth pa-
per introduces an eﬃcient parallel FIR filter with a new look-
ahead quantization algorithm. Finite field GF(2n) is of great
interests for cryptosystems and the seventh paper introduces
a low complexity pipeline multiplier for GF(2n).
The next three papers discuss eﬃcient implementa-
tion on DSP processors for applications in discrete multi-
tone (DMT) communication system, high-speedmultimedia
communication systems, and image coding. The 512-point
IFFT/FFT is a modulation/demodulation kernel in the ADSL
systems, and an eﬃcient fast algorithm together with its DSP
processor based implementation for IFFT/FFT is derived in
the eighth paper. The nineth paper introduces an implemen-
tation of point-of-deployment security module on DSP pro-
cessor (TMS320C6211). The tenth paper develops wavelet
engines implemented in DSP platform.
Finally, our last paper presents a full rapid prototyping
process by means of existing academic, commercial CAD
tools and platforms targeting an architecture that combines
multi-DSP with an FPGA.
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Overall, we have covered several areas in this special issue:
computer-aided design environment, framework, and tools
to facilitate the design of complex communication and DSP
systems, ASIC based implementation of important compo-
nents in communication and DSP systems, DSP processor
based implementation, and integration of current tools. We
thank the authors, reviewers, the publisher, the editorial
committee, and the EIC, for the tremendous amount of eﬀort
they put into this special issue tomake it a success.We believe
the readers will find the results presented in this special issue
useful for their own design and implementation problems.
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